middachten
100+ Head-Fier
- Joined
- Jun 28, 2010
- Posts
- 194
- Likes
- 23
Quote:
Yeah I also don't understand why usb DAC doesn't just have a buffer in front of it, even just a tiny one, then no need to worry about jitter at all.
USB interface chips do have some form of buffer. Otherwise the interface would never be stable (its an asynchronous interface by design). Its the jitter on the I2S outputs that causes the problems. There are even implementations with no Xtal clock whatsoever. Re-clocking at the DF or DAC will improve this, but if the jitter is more than 1/4 of a clock cycle its impossible to re-structure the original clock structure. Its even possible to loose a whole sample this way.
This is where not only time/frequency domain problems kick in, but also the bit-accuracy is lost.