- Joined
- Oct 14, 2013
- Posts
- 29,289
- Likes
- 35,222
I Spent some more time to figure out what this 1 bit discrete and 16X8E exactly is. I was going to write up a whole bunch of Abracadabra......But that would be too much to sink in the time of a cup of coffee. Please allow me to summarize everything.
What is 16:4 ? Yeah, we get 4x. This is 4 active signals polarities of L+ L- R+ R- This is your 16X
What is that 8E ? Why don't other DAP/DAC advertise it ? well....it is because they were never a Discrete to begin with. They were always an integrated process. FPGA is an integrated, DAC-IC is an integrated. While FPGA based like Chord and Hiby are only Algorithim/filter integrated, the DAC-IC is both algorithm/filters + Current or Voltage summing integrated as well. This allowing FPGA a more flexibility to design their own Current/Voltage mode by themselves. But skipping the Complexities of Analog filtering (mind you, in order to design a good Analog filters at Square Waves is not an easy feast)
Discrete 1 bit is FPGA but Algorithm Digital filters, are separated and discretely done from Analog filtering which is also a LPF. Because each Polarities of L+ R+ L- R- is carrying an 8X time delayed, and then summed into 1 final signals. This is an equivalent to 8X Analog Over Sampling. But this is done at the Digital 1 bit DSD Domain. We calling it analog, because any continuous Square wave is actually 1 bit....because it can only be 1 or 0, not both ... Up or Down only...but is continuously so.
This is why other DAC/DAP do not disclose about their own Elements. They will tell you how much Oversampling they are doing, 2-4-8X ? but never the Elements. Others like Hiby is advertising 128X PWM, that is an 4X oversampling of 4x32 bits = 128. Because those 4*32 Sampling with digital filterings were all done at Once due to the integrated DSP processing from FPGA or DAC-IC, we just do not hear about the Elements. It is just an algorithms.
1 bits is calling it 8 elements, because Each 1 of these element is an element of 1 signals (8*4=32), time cycled as 1x sample, simultaneously feeding the discrete Resistor time shifting toward the next resistors in order to filter out the noises. That is why it is 8 Elements , and it takes 16X of each elements in order to have what Ibasso have....they simply stated it out loud an 16X8E....Magically, Ibasso dont want to words salad it into (XQuanTimz) Similar to DARWIN.....What exactly is DARWIN ? so what is XQuantimz ? LOLLLLL....just 16x8E is enough. It is essentially 8X overSampling but at the DSD level of 1 bit and not at the multibit processing by PWM stages
Back in the time of D16 and my inquiries for @Paul - iBasso , I was confirmed that the overall sampling rate of the D16 was 128X. This is 16*8=128X or 128 Elements. This really means that all of the Feedbacks, and sampling processing is only Done at the Analog Domains and not multibit PWM domains.
Updated: the digital domain is also 128X rate. That is 4X oversampling as well.
At least, this is what I have been gathering, allow me to share with everybody. The elements of the DACs can also be designed differently as well, for example, an FPGA with everything integrated could have 20 Cores, with each Cores to dedicatedly be processing it own PWM+OverSampling+filters together. Then this will be looked at as a 20Elements designs. But this can not be used as a way to disclose it, because these cores processing can greatly varies with different designs. With 1 bit discrete, we can clearly see the Elements and it components on the PCB board. You can count it on D16 picture
Yes, I searched around Hiby, and it appears to me that R8II is FPGA based and not 1 bit discrete, which set it greatly different to 340 in design architecture
![]()
I just found out more about the 1Bit Discrete from Paul.
The digital algorithm domain is done with 4X oversampling into 128X rate. This is as shown in the block which I missed 48*128 =6.144
It isnt NOS but OS topology
This is DSD128 which is Twice the standard DSD64 from SACD rate. Which is 4X away from Nyquist theorem. Therefore the Oversampling factor is 4X and into 128X rates.
Some people may be confused when I mentioned Analog Oversampling. So, oversampling is when 1 cycle delay is compared to the previous signals to be summed and canceling out the Error = an oversampling, or (Feedbacks). It is just a deep dive into the technologies itself. But to understand it better, simply call this an 8E analog Filters instead
