gerG
Headphoneus Supremus
Oops, I was a bit confused. I was getting the idea that I2S wasn't multiplexed, but it is on the data line. It only separates out the clock signal.
gerG
gerG
A bunch of random questions for the DIY Guru's.
- Thread starter philodox
- Start date
rickcr42
Are YOU talkin' to me?
- Joined
- Jun 21, 2001
- Posts
- 13,874
- Likes
- 16
Quote:
Your "idea " is a correct one.The sentence reads "multiplexed" to SPDIF............
Reading it I can see where it could be misread but to change it now would add more confusion so hopefuly this clarifies it better than any changes
| Oops, I was a bit confused. I was getting the idea that I2S wasn't multiplexed, but it is on the data line. It only separates out the clock signal. |
Your "idea " is a correct one.The sentence reads "multiplexed" to SPDIF............
Reading it I can see where it could be misread but to change it now would add more confusion so hopefuly this clarifies it better than any changes
gerG
Headphoneus Supremus
Um, ok, I am confused again. I2S is multiplexed transmission of data, right?
gerG
gerG
![DaKi][er](https://cdn.head-fi.org/avatars/m/6/6700.jpg?1273083357){kind=avatar}
DaKi][er
500+ Head-Fier
- Joined
- Jul 28, 2003
- Posts
- 845
- Likes
- 11
Quote:
I2S has 4 lines
Bit clock, that clocks in each bit one at a time (64fs)
LR clock, that says if the data is for the left or right channel and also dictates the word length for when all the data for that sample is entered in (1fs)
Master clock, that is the original rate of the of the cd players clock, usually 11.2896 MHz (256fs) or 16.9344 MHz (384fs) and is only really used for over sampling
And the Data line
The numbers in brackets are the speed at which these clocks go, relative to your original sampling rate frequency, for cd's is 44.1 kHz
You could say that I2S is multiplexed in that the left and right channel data is combined into the one data line, but that is it
| Originally Posted by gerG Um, ok, I am confused again. I2S is multiplexed transmission of data, right? gerG |
I2S has 4 lines
Bit clock, that clocks in each bit one at a time (64fs)
LR clock, that says if the data is for the left or right channel and also dictates the word length for when all the data for that sample is entered in (1fs)
Master clock, that is the original rate of the of the cd players clock, usually 11.2896 MHz (256fs) or 16.9344 MHz (384fs) and is only really used for over sampling
And the Data line
The numbers in brackets are the speed at which these clocks go, relative to your original sampling rate frequency, for cd's is 44.1 kHz
You could say that I2S is multiplexed in that the left and right channel data is combined into the one data line, but that is it
rickcr42
Are YOU talkin' to me?
- Joined
- Jun 21, 2001
- Posts
- 13,874
- Likes
- 16
rickcr42
Are YOU talkin' to me?
- Joined
- Jun 21, 2001
- Posts
- 13,874
- Likes
- 16
receiver end visual aid :
***Edit***
won't link properly so just click the link on the page when it comes up
http://www.sblive.narod.ru/SPDIFtoI2S/SPDIFtoI2S.gif
Notice the SPDIF signal is "received" as a single stream (the multiplexed part of the discussion) then after reciver "lock" is separated back out into the individual I2S lines which are then sent along to the digital filter or if a Non-OS design the DA Converter chip itself.
***Edit***
won't link properly so just click the link on the page when it comes up
http://www.sblive.narod.ru/SPDIFtoI2S/SPDIFtoI2S.gif
Notice the SPDIF signal is "received" as a single stream (the multiplexed part of the discussion) then after reciver "lock" is separated back out into the individual I2S lines which are then sent along to the digital filter or if a Non-OS design the DA Converter chip itself.
Users who are viewing this thread
