AD1955 Mclk question
Aug 21, 2008 at 9:22 PM Thread Starter Post #1 of 3

FS2

Head-Fier
Joined
Dec 18, 2007
Posts
55
Likes
0
I've been planning out a AD1955 DAC for a while now, and one thing I was toying with is adding a SRC4192 onto the board, which would lead to using an oscillator as the Mclk source. Now on page 13 of the AD1955 datasheet it lists 128xfs and 192xfs as allowable Mclk frequencies at a fs of 192 kHz. That works out to 24.576 MHz and 36.864MHz, the former being a very familiar number...

The thing is, on page 4 it lists the minimum timing for the master clock period as 50 ns, which corresponds to a frequency of only 20 MHz... If that's the minimum allowable period for the Mclk signal then I don't understand how 128x192 kHz could be allowed. Did I miss something?
 
Aug 21, 2008 at 9:38 PM Post #2 of 3
It seems to be specified for 256xFs only. The timing must be looser for 128 and 192xFs. If you're concerned about it, send an e-mail query off to Analog, they'll certainly give you an answer, though I'm sure the DAC will work fine at 192KHz provided you stick to the allowed master clock frequencies.

Also, anecdotal evidence I've seen all points to most DACs sounding better at 96kHz than 192kHz when used with TI's SRCs.

You're probably aware of this, but you will need some microcontroller experience to get AD1955 working at higher sample rates.

Good luck, I like this DAC, even with a sloppy layout.
 
Aug 23, 2008 at 10:02 PM Post #3 of 3
Hmmm, I missed that 256xFs bit, but even then, 256x96 kHz (which is a valid combination) still works out to 24.576 MHz.

Is Analog likely to reply to a gmail account? I have another account where I've never had any luck getting any replies from companies, and I'm wondering if a gmail account would work better.

And as for the uC experience, that shouldn't be a problem. I was actually considering a LCD as part of the UI.
biggrin.gif
 

Users who are viewing this thread

Back
Top